Serrano Linares, N.A.: search on Z-Library

Fundraising September 15, 2024 – October 1, 2024 About fundraising

The world's largest scientific articles store. 70,000,000+ articles for free.

Fundraising September 15, 2024 – October 1, 2024

Z-Library is one of the largest online libraries in the world that contains over 17,000,000 books and 84,837,000 articles. We aim to make literature accessible to everyone. Today (September 15, 2024) we've started additional fundraising to project maintenance and development.

Also UNLIMITED downloads (for 31 days after the day of making donation) are available for ALL contributors who will donate during the fundraising period till October 1, 2024.

About fundraisingRead more

Make a donation

1

A weak-to-strong inversion mismatch model for analog circuit design

Gustavo Vicente-Sánchez, Jesús Velarde-Ramírez, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco

Journal:

Analog Integrated Circuits and Signal Processing

Year:

2009

Language:

english

File:

PDF, 1.05 MB

english, 2009

2

[IEEE 2014 IEEE International Symposium on Circuits and Systems (ISCAS) - Melbourne VIC, Australia (2014.6.1-2014.6.5)] 2014 IEEE International Symposium on Circuits and Systems (ISCAS) - Spike-based VITE control with dynamic vision sensor applied to an arm robot

Perez-Pena, Fernando, Morgado-Estevez, Arturo, Serrano-Gotarredona, Teresa, Gomez-Rodriguez, F., Ferrer-Garcia, V., Jimenez-Fernandez, A., Linares-Barranco, A.

Year:

2014

Language:

english

File:

PDF, 748 KB

english, 2014

3

A general translinear principle for subthreshold MOS transistors

Serrano-Gotarredona, T., Linares-Barranco, B., Andreou, A.G.

Journal:

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications

Year:

1999

Language:

english

File:

PDF, 218 KB

english, 1999

4

[IEEE 2004 IEEE International Symposium on Circuits and Systems - Vancouver, BC, Canada (23-26 May 2004)] 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) - A precise CMOS mismatch model for analog design from weak to strong inversion

Serrano-Gotarredona, T., Linares-Barranco, B., Velarde-Ramirez, J.

Year:

2004

Language:

english

File:

PDF, 1.81 MB

english, 2004

5

[Presses Polytech. Univ. Romandes ISCAS 2000 Geneva. 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings - Geneva, Switzerland (28-31 May 2000)] 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353) - A methodology for MOS transistor mismatch parameter extraction and mismatch simulation

Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

2000

Language:

english

File:

PDF, 433 KB

english, 2000

6

Retinomorphic Event-Based Vision Sensors: Bioinspired Cameras With Spiking Output

Posch, Christoph, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe, Delbruck, Tobi

Journal:

Proceedings of the IEEE

Year:

2014

Language:

english

File:

PDF, 1.41 MB

english, 2014

7

A new five-parameter MOS transistor mismatch model

Serrano-Gotarredona, T., Linares-Barranco, B.

Journal:

IEEE Electron Device Letters

Year:

2000

Language:

english

File:

PDF, 97 KB

english, 2000

8

[Presses Polytech. Univ. Romandes ISCAS 2000 Geneva. 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings - Geneva, Switzerland (28-31 May 2000)] 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353) - A new strong inversion 5-parameter transistor mismatch model

Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

2000

Language:

english

File:

PDF, 365 KB

english, 2000

9

[IEEE 2018 IEEE International Symposium on Circuits and Systems (ISCAS) - Florence, Italy (2018.5.27-2018.5.30)] 2018 IEEE International Symposium on Circuits and Systems (ISCAS) - Hybrid Neural Network, An Efficient Low-Power Digital Hardware Implementation of Event-based Artificial Neural Network

Yousefzadeh, Amirreza, Orchard, Garrick, Stromatias, Evangelos, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Year:

2018

Language:

english

File:

PDF, 1.56 MB

english, 2018

10

Comparison between Frame-Constrained Fix-Pixel-Value and Frame-Free Spiking-Dynamic-Pixel ConvNets for Visual Processing

Farabet, Clément, Paz, Rafael, Pérez-Carrasco, Jose, Zamarreño-Ramos, Carlos, Linares-Barranco, Alejandro, LeCun, Yann, Culurciello, Eugenio, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Journal:

Frontiers in Neuroscience

Year:

2012

Language:

english

File:

PDF, 1.98 MB

english, 2012

11

Urban sustainable mobility and planning policies. A Spanish mid-sized city case

Serrano-López, Roberto, Linares-Unamunzaga, Alaitz, Muñoz San Emeterio, Carlos

Journal:

Year:

2019

Language:

english

File:

PDF, 3.11 MB

english, 2019

12

Asynchronous Spiking Neurons, the natural key to exploit temporal sparsity

Yousefzadeh, Amirreza, Serrano-Gotarredona, Teresa, Barranco, Bernabe Linares, Khoei, Mina A, Hosseini, Sahar, Holanda, Priscila, Leroux, Sam, Moreira, Orlando, Tapson, Jonathan, Dhoedt, Bart, Simoens

Journal:

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Year:

2019

Language:

english

File:

PDF, 4.58 MB

english, 2019

13

Knowledge management processes and organizational performance: the mediating role of organizational learning

Obeso, MarÃa, HernÃ¡ndez-Linares, Remedios, LÃ³pez-FernÃ¡ndez, MarÃa ConcepciÃ³n, Serrano-Bedia, Ana MarÃa

Journal:

Journal of Knowledge Management

Year:

2020

File:

PDF, 279 KB

2020

14

Systematic Width-and-Length Dependent CMOS Transistor Mismatch Characterization and Simulation

Teresa Serrano-Gotarredona, Bernabe´ Linares-Barranco

Journal:

Analog Integrated Circuits and Signal Processing

Year:

1999

Language:

english

File:

PDF, 546 KB

english, 1999

15

On the design and characterization of femtoampere current-mode circuits

Linares-Barranco, B., Serrano-Gotarredona, T.

Journal:

IEEE Journal of Solid-State Circuits

Year:

2003

Language:

english

File:

PDF, 778 KB

english, 2003

16

Motivaciones para el embarazo adolescente

Álvarez Nieto, Carmen, Pastor Moreno, Guadalupe, Linares Abad, Manuel, Serrano Martos, Juan, Rodríguez Olalla, Laura

Journal:

Gaceta Sanitaria

Year:

2012

File:

PDF, 222 KB

2012

17

Fast Vision Through Frameless Event-Based Sensing and Convolutional Processing: Application to Texture Recognition

Perez-Carrasco, J.A., Acha, B., Serrano, C., Camunas-Mesa, L., Serrano-Gotarredona, T., Linares-Barranco, B.

Journal:

IEEE Transactions on Neural Networks

Year:

2010

Language:

english

File:

PDF, 1.92 MB

english, 2010

18

A Neuromorphic Cortical-Layer Microchip for Spike-Based Event Processing Vision Systems

Serrano-Gotarredona, Rafael, Serrano-Gotarredona, Teresa, Acosta-Jimenez, Antonio, Linares-Barranco, Bernab

Journal:

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications

Year:

2006

Language:

english

File:

PDF, 4.11 MB

english, 2006

19

[IEEE 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010 - Paris, France (2010.05.30-2010.06.2)] Proceedings of 2010 IEEE International Symposium on Circuits and Systems - On neuromorphic spiking architectures for asynchronous STDP memristive systems

Perez-Carrasc, J. A., Zamarreno-Ramos, C., Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

2010

File:

PDF, 713 KB

2010

20

A ${0.35}~\mu{\rm m}$ Sub-ns Wake-up Time ON-OFF Switchable LVDS Driver-Receiver Chip I/O Pad Pair for Rate-Dependent Power Saving in AER Bit-Serial Links

Zamarreno-Ramos, C., Serrano-Gotarredona, T., Linares-Barranco, B.

Journal:

IEEE Transactions on Biomedical Circuits and Systems

Year:

2012

Language:

english

File:

PDF, 1.93 MB

english, 2012

21

[IEEE ESSCIRC 2004 - 29th European Solid-State Circuits Conference - Estoril, Portugal (16-18 Sept. 2003)] ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705) - MOSFET mismatch in weak/moderate inversion: model needs and implications for analog design

Vancaillie, L., Silveira, F., Linares-Barranco, B., Serrano-Gotarredona, T., Flandre, D.

Year:

2003

Language:

english

File:

PDF, 283 KB

english, 2003

22

A 1.5 ns OFF/ON Switching-Time Voltage-Mode LVDS Driver/Receiver Pair for Asynchronous AER Bit-Serial Chip Grid Links With Up to 40 Times Event-Rate Dependent Power Savings

Zamarreno-Ramos, Carlos, Kulkarni, Raghavendra, Silva-Martinez, Jose, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Journal:

IEEE Transactions on Biomedical Circuits and Systems

Year:

2013

Language:

english

File:

PDF, 1.69 MB

english, 2013

23

Log-domain implementation of complex dynamics reaction-diffusion neural networks

Serrano-Gotarredona, T., Linares-Barranco, B.

Journal:

IEEE Transactions on Neural Networks

Year:

2003

Language:

english

File:

PDF, 3.72 MB

english, 2003

24

[IEEE 2014 IEEE International Symposium on Circuits and Systems (ISCAS) - Melbourne VIC, Australia (2014.6.1-2014.6.5)] 2014 IEEE International Symposium on Circuits and Systems (ISCAS) - Event-driven stereo vision with orientation filters

Camunas-Mesa, L. A., Serrano-Gotarredona, T., Linares-Barranco, B., Ieng, S., Benosman, R.

Year:

2014

Language:

english

File:

PDF, 857 KB

english, 2014

25

An ART1 microchip and its use in multi-ART1 systems

Serrano-Gotarrdeona, T., Linares-Barranco, B.

Journal:

IEEE Transactions on Neural Networks

Year:

1997

Language:

english

File:

PDF, 504 KB

english, 1997

26

[IEEE 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 - Atlanta, GA, USA (12-15 May 1996)] 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96 - Systematic CMOS transistor mismatch characterization

Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

1996

Language:

english

File:

PDF, 347 KB

english, 1996

27

A Low-Power Current Mode Fuzzy-ART Cell

Serrano-Gotarredona, T., Linares-Barranco, B.

Journal:

IEEE Transactions on Neural Networks

Year:

2006

Language:

english

File:

PDF, 484 KB

english, 2006

28

CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking

Serrano-Gotarredona, R., Oster, M., Lichtsteiner, P., Linares-Barranco, A., Paz-Vicente, R., Gomez-Rodriguez, F., Camunas-Mesa, L., Berner, R., Rivas-Perez, M., Delbruck, T., Shih-Chii Liu,, Douglas,

Journal:

IEEE Transactions on Neural Networks

Year:

2009

Language:

english

File:

PDF, 3.35 MB

english, 2009

29

[IEEE 2006 IEEE International Symposium on Circuits and Systems - Island of Kos, Greece (21-24 May 2006)] 2006 IEEE International Symposium on Circuits and Systems - An arbitrary kernel convolution AER-transceiver chip for real-time image filtering

Serrano-Gotarredona, R., Serrano-Gotarredona, T., Acosta-Jimenez, A.J., Linares-Barranco, B.

Year:

2006

Language:

english

File:

PDF, 3.17 MB

english, 2006

30

[IEEE 2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009 - Taipei, Taiwan (2009.05.24-2009.05.27)] 2009 IEEE International Symposium on Circuits and Systems - A mismatch calibrated bipolar spatial contrast AER retina with adjustable contrast threshold

Lenero-Bardallo, J. A., Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

2009

Language:

english

File:

PDF, 666 KB

english, 2009

31

[IEEE 2013 IEEE International Symposium on Circuits and Systems (ISCAS) - Beijing (2013.5.19-2013.5.23)] 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013) - Improved contrast sensitivity DVS and its application to event-driven stereo vision

Serrano-Gotarredona, T., Park, J., Linares-Barranco, A., Jimenez, A., Benosman, R., Linares-Barranco, B.

Year:

2013

Language:

english

File:

PDF, 2.49 MB

english, 2013

32

[IEEE 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010 - Paris, France (2010.05.30-2010.06.2)] Proceedings of 2010 IEEE International Symposium on Circuits and Systems - On scalable spiking convnet hardware for cortex-like visual sensory processing systems

Camunas-Mesa, L., Perez-Carrasco, J. A., Zamarreno-Ramos, C., Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

2010

File:

PDF, 419 KB

2010

33

[IEEE 2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008 - Seattle, WA, USA (2008.05.18-2008.05.21)] 2008 IEEE International Symposium on Circuits and Systems - LVDS interface for AER links with burst mode operation capability

Zamarreno-Ramos, Carlos, Serrano-Gotarredona, Rafael, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Year:

2008

Language:

english

File:

PDF, 466 KB

english, 2008

34

[IEEE 2014 IEEE International Symposium on Circuits and Systems (ISCAS) - Melbourne VIC, Australia (2014.6.1-2014.6.5)] 2014 IEEE International Symposium on Circuits and Systems (ISCAS) - An AER handshake-less modular infrastructure PCB with x8 2.5Gbps LVDS serial links

Iakymchuk, T., Rosado, A., Serrano-Gotarredona, T., Linares-Barranco, B., Jimenez-Fernandez, A., Linares-Barranco, A., Jimenez-Moreno, G.

Year:

2014

Language:

english

File:

PDF, 778 KB

english, 2014

35

[IEEE 2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008 - Seattle, WA, USA (2008.05.18-2008.05.21)] 2008 IEEE International Symposium on Circuits and Systems - High-speed character recognition system based on a complex hierarchical AER architecture

Perez-Carrasco, J. A., Serrano-Gotarredona, T., Serrano-Gotarredona, C., Acha, B., Linares-Barranco, B.

Year:

2008

Language:

english

File:

PDF, 380 KB

english, 2008

36

Compact low-power calibration mini-DACs for neural arrays with programmable weights

Linares-Barranco, B., Serrano-Gotarredona, T., Serrano-Gotarredona, R.

Journal:

IEEE Transactions on Neural Networks

Year:

2003

Language:

english

File:

PDF, 1.23 MB

english, 2003

37

[IEEE 2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009 - Taipei, Taiwan (2009.05.24-2009.05.27)] 2009 IEEE International Symposium on Circuits and Systems - OTA-C oscillator with low frequency variations for on-chip clock generation in serial LVDS-AER links

Zamarreno-Ramos, Carlos, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Year:

2009

Language:

english

File:

PDF, 1.05 MB

english, 2009

38

[IEEE 2011 IEEE International Symposium on Circuits and Systems (ISCAS) - Rio de Janeiro, Brazil (2011.05.15-2011.05.18)] 2011 IEEE International Symposium of Circuits and Systems (ISCAS) - Voltage mode driver for low power transmission of high speed serial AER Links

Zamarreno-Ramos, Carlos, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe, Kulkarni, Raghavendra, Silva-Martinez, Jose

Year:

2011

Language:

english

File:

PDF, 324 KB

english, 2011

39

[IEEE 2004 IEEE International Symposium on Circuits and Systems - Vancouver, BC, Canada (23-26 May 2004)] 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) - A new charge-packet driven mismatch-calibrated integrate-and-fire neuron for processing positive and negative signals in AER based systems

Linares-Barranco, B., Serrano-Gotarredona, T., Serrano-Gotarredona, R., Costas-Santos, J.

Year:

2004

Language:

english

File:

PDF, 757 KB

english, 2004

40

[IEEE 2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008 - Seattle, WA, USA (2008.05.18-2008.05.21)] 2008 IEEE International Symposium on Circuits and Systems - Fully digital AER convolution chip for vision processing

Camunas-Mesa, Luis, Acosta-Jimenez, Antonio, Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Year:

2008

Language:

english

File:

PDF, 304 KB

english, 2008

41

[IEEE 2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008 - Seattle, WA, USA (2008.05.18-2008.05.21)] 2008 IEEE International Symposium on Circuits and Systems - Compact calibration circuit for large neuromorphic arrays

Lenero-Bardallo, Juan A., Serrano-Gotarredona, Teresa, Linares-Barranco, Bernabe

Year:

2008

Language:

english

File:

PDF, 222 KB

english, 2008

42

On Real-Time AER 2-D Convolutions Hardware for Neuromorphic Spike-Based Cortical Processing

Serrano-Gotarredona, R., Serrano-Gotarredona, T., Acosta-Jimenez, A., Serrano-Gotarredona, C., Perez-Carrasco, J.A., Linares-Barranco, B., Linares-Barranco, A., Jimenez-Moreno, G., Civit-Ballcels, A.

Journal:

IEEE Transactions on Neural Networks

Year:

2008

Language:

english

File:

PDF, 3.37 MB

english, 2008

43

[IEEE 2007 IEEE International Symposium on Circuits and Systems - New Orleans, LA, USA (2007.05.27-2007.05.30)] 2007 IEEE International Symposium on Circuits and Systems - A Physical Interpretation of the Distance Term in Pelgrom's Mismatch Model results in very Efficient CAD

Linares-Barranco, B., Serrano-Gotarredona, T.

Year:

2007

Language:

english

File:

PDF, 389 KB

english, 2007

44

[IEEE 2015 IEEE International Symposium on Circuits and Systems (ISCAS) - Lisbon, Portugal (2015.5.24-2015.5.27)] 2015 IEEE International Symposium on Circuits and Systems (ISCAS) - ConvNets experiments on SpiNNaker

Serrano-Gotarredona, T., Linares-Barranco, B., Galluppi, F., Plana, L., Furber, S.

Year:

2015

Language:

english

File:

PDF, 1.66 MB

english, 2015

45

[IEEE 2002 IEEE International Symposium on Circuits and Systems - Phoenix-Scottsdale, AZ, USA (26-29 May 2002)] 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353) - A loss control feedback loop for VCO stable amplitude tuning of RF integrated filters

Linares-Barranco, B., Serrano-Gotarredona, T.

Year:

2002

Language:

english

File:

PDF, 244 KB

english, 2002

46

[IEEE 2004 IEEE International Symposium on Circuits and Systems - Vancouver, BC, Canada (23-26 May 2004)] 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) - On mismatch properties of MOS and resistors calibrated ladder structures

Linares-Barranco, B., Serrano-Gotarredona, T., Serrano-Gotarredona, R., Vicente-Sanchez, G.

Year:

2004

Language:

english

File:

PDF, 299 KB

english, 2004

47

[IEEE 2004 IEEE International Symposium on Circuits and Systems - Vancouver, BC, Canada (23-26 May 2004)] 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) - A precise 90° quadrature OTA-C VCO between 50-130 MHz

Linares-Barranco, B., Serrano-Gotarredona, T., Ramos-Martos, J., Ceballos-Caceres, J., Mora, J.M., Linares-Barranco, A.

Year:

2004

Language:

english

File:

PDF, 283 KB

english, 2004

48

[Presses Polytech. Univ. Romandes ISCAS 2000 Geneva. 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings - Geneva, Switzerland (28-31 May 2000)] 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353) - A new strong inversion 5-parameter transistor mismatch model

Serrano-Gotarredona, T., Linares-Barranco, B.

Year:

2000

File:

PDF, 365 KB

2000

49

[IEEE 2007 IEEE International Symposium on Circuits and Systems - New Orleans, LA, USA (2007.05.27-2007.05.30)] 2007 IEEE International Symposium on Circuits and Systems - Spike Events Processing for Vision Systems

Serrano-Gotarredona, R., Serrano-Gotarredona, T., Acosta-Jimenez, A., Linares-Barranco, A., Jimenez-Moreno, G., Civit-Balcells, A., Linares-Barranco, B.

Year:

2007

Language:

english

File:

PDF, 408 KB

english, 2007

50

Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multi-Symbol Chip Links. Application to SpiNNaker 2-of-7 Links

Yousefzadeh, Amir, Plana, Luis, Temple, Steve, Serrano-Gotarredona, Teresa, Furber, Steven, Linares-Barranco, Bernabe

Journal:

IEEE Transactions on Circuits and Systems II: Express Briefs

Year:

2016

Language:

english

File:

PDF, 5.33 MB

english, 2016